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Abstract| Constrained Via Minimization is
the problem of reassigning wire segments of a VLSI
routing so that the number of vias is minimized.
In this paper, a new approach is proposed for two-
layer VLSI routing. This approach is able to handle
any types of routing, and allows arbitrary number
of wire segments split at a via candidate.
1. Introduction
Via is a mechanism (hole) for connecting wire
segments of a net distributed on dierent layers in
two-layer or multi-layer VLSI routing. However,
in integrated circuit fabrication, the yield is in-
versely related to the number of vias because a
chip with more vias has a smaller probability of
being fabricated correctly. In addition, via has
an associated resistance that aects circuit perfor-
mance. Finally, the size of a via is usually larger
than the width of wires. As a result, more vias
lead to more routing space. Therefore, it is desir-
able to minimize the number of vias introduced in
VLSI routing. However, VLSI routing is a com-
plex and intractable problem. Therefore, exist-
ing routers and design tools can only consider the
minimization of the number of tracks in channel
routing, completion of switchbox routing, and wire
length minimization as their primary objectives.
As a consequence, via minimization is either ig-
nored or de-emphasized in the routers and design
tools, and therefore comes as an `afterthought'
problem in VLSI routing.
Given an initial routing consisting of a set of
wire segments, the problem to reassign wire seg-
ments to available layers so that the logical con-
nections are maintained and the number of vias
required is minimized without changing the topol-
ogy of the initial routing is so-called Constrained
Via Minimization, or CVM. Because the via min-
imization is realized by reassigning the layers of
wire segments, it is also referred to as Layer As-
signment Problem. In this paper, we use the two
terms alternatively.
The constrained via minimization is NP-
Complete[11]. However, for a special case where
the number of the wire segments split at a via can-
didate is not more than three elegant theoretical
results have been obtained [5, 6, 8, 10]. But, the
situation that four or more wire segments split at
a via candidate can not be avoided in practical
VLSI routing. As a result, those methods are not
suitable to handle practical routing problems. Al-
though some methods can be used to handle the
situation that there are more than three wire seg-
ments split at a via candidate, they are only suit-
able for some particular routing patterns, such as
Manhattan routing, and dicult to be adjusted
to meet the practical requirements, such as, the
layer assignment of special nets [9]. In this paper,
a new approach to the two-layer constrained via
minimization problem for two-layer VLSI routing
is proposed. In contrast to the other existing ap-
proaches, this approach is suitable for both grid-
based and gridless routing, and arbitrary num-
ber of wire segments are permitted to be split at
a via candidate. In order to test the eciency
of the heuristic algorithm, we have implemented
the heuristic algorithm in C++ on SunSPACR 20.
Experimental results showed that this approach is
eective and ecient.
This paper is organized as follows: rstly, we
present a new graphic representation of a two-
layer routing, termed LAP graph. Then, on the
basis of that representation, we formulate the con-
strained via minimization problem as a so-called
Switching Problem. Next, a heuristic algorithm
is proposed for solving the switching problem fol-
lowed by the issues of practical considerations, and
then the experimental results are provided. Fi-
nally, we conclude this new approach.
2. LAP Graph
In order to facilitate the description of the
LAP graph, the following denitions are intro-
duced.
Planar representation: The projection of a
two-layer routing on a planar which parallels to
the two routing layers.
Net: A collection of wire segments that electri-
cally connect a set of terminals.
Cross point: A point at which two dierent wire
segments intersect or overlap on the planar repre-
sentation.
Via: A mechanism (hole) for connecting wire seg-
ments of a net on dierent routing layers.
Via candidate: A proper point at which a via
might be introduced. The following two rules are
used to select via candidates on the planar repre-
sentation of a routing. Firstly, a cross point can-
not be chosen to be a via candidate; secondly, if
there are several contiguous points on a net that
are not cross points, we only choose one of them
as a via candidate rather than all of them. In fact,
we select the one with maximal split degree as a
via candidate.
Net segment: A piece of net separated by via
candidates. Note that a net segment is not limited
to a straight line segment. It can be a collection
of connected line segments.
Cluster: A maximal set of mutually crossing or
overlapping net segments. Note that once a net
segment is assigned to a layer, the layer assign-
ments of the rest net segments in the cluster are
determined. Because the net segment can be as-
signed onto either of the two available routing lay-
ers, there are only two possible ways to assign the
net segments in a clusters to layers. The layer
assignment of a net segment in a cluster only re-
stricts the layer assignments on the net segments
in the same cluster and never restricts the layer
assignments of the net segments in the other clus-
ters.
Figure 1(a) shows an initial two-layer routing,
where dotted lines represent the wire segments on
one layer, solid lines represent the wire segments
on the other layer, and dots represent vias intro-
duced in this routing; Figure 1(b) shows the cor-
responding planar representation. On the gure,
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are all via candidates, and R is a fea-
sible layer assignment with regard to a constrained
via minimization problem. The LAP graph, G(V,
E), is constructed in the following way:
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Figure 1. Initial routing, planar representation, fea-
sible layer assignment and optimized layer assignment
Figure 2 is the LAP graph corresponding to the
feasible layer assignment in Figure 1(c).
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Figure 2. LAP graph
LAP graph is a bigraph. It reects the mutual
constraints among the via candidates and clusters.
It can be seen from the above two gures that if
all net segments being incident to a via candidate
are arranged on the same layer, then no via is
introduced at the via candidate. In contrast, if
there exist two of the wire segments are arranged
on two dierent layers, a via must be introduced
at the via candidate in order to connect the net
segments on dierent layers. Reected on the cor-
responding LAP graph, the above situation is that
if the directions of all the arcs being incident to
the via candidate vertex are identical, e.g. all the
arcs point to the via candidate, then no via is in-
troduced at the corresponding via candidate; oth-
erwise, a via must be introduced there. Thus, the
number of vias introduced in a layer assignment
equals to the number of the via candidate vertice
on the corresponding LAP graph whose both in-
degree and out-degree are not zero. If the degree
of a via candidate is zero, that means all the net
segments being incident to the via candidate be-
long to the same cluster. We denote this kind
of via candidates as intrinsic via candidates. If
there is a via introduced in the original routing,
then there will be a via in the optimized layer as-
signment; if there is no via introduced there, then
there will be no via introduced in the optimized
layer assignment.
3. Problem Formulation
We dene Switching Graphs of the LAP graph
as the graphs obtained by reversing the direction
of all the arcs being incident to the vertice in a
subset of CL, S. It has been seen that a switching
graph corresponds to a feasible layer assignment.
The layer assignment is the one that is obtained by
switching all the layer assignments of the net seg-
ments in S. In fact, the layer assignments and the
switching graphs are one-to-one correspondence.
Since there are 2
n
dierent switching graphs of
the LAP graph, there are 2
n
dierent layer assign-
ments. Thus, the constrained via minimization
problem is transferred into the following problem:
Given a LAP graph, nd a switching graph of
it such that the number of the via candidate ver-
tice whose neither in-degree nor out-degree is zero
is minimum. This is named as switching graph
problem.
Considering the high computational complex-
ity of the switching problem, a heuristic algorithm
is proposed to the intractable problem.
4. Heuristic Algorithm for the Switching
Problem
The associating situations between cluster
vertex c
i
and via candidate vertex v
j
are divided
into the nine types shown in Figure 3, excluding
isomorphic situations. The isomorphic situations
refer to the patterns obtained by reversing the di-
rection of all the arcs in the gure.
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Figure 3. The associating situations between
cluster vertex c
i
and via candidate vertex v
j
A weight is assigned to each of the nine asso-
ciating types. The weight w(c
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) is a measure-
ment of the contribution to eliminate the via at
the via candidate v
j
if we switch the cluster c
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ned as follows:
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We further dene the weight of a cluster ver-
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as below:
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It has been proven that if we switch the layer as-
signment of the cluster vertex c
i
, the number of
via vertices will be reduced by W (c
i
). Especially,
if W (c
i
) is negative then the number of vias will
be increased by jW (c
i
)j; if W (c
i
) is zero then the
number of vias will not be changed. Therefore,
a hill-climbing algorithm is proposed to solve the
switching graph problem. The input of the algo-
rithm is a LAP graph, and the output of the algo-
rithm is the optimal switching graph of the LAP
graph. The basic idea behind this algorithm is:
rstly, we select a cluster vertex c
i
in CL such that
W (c
i
) is the maximum of all cluster vertice. If
W (c
i
) is greater than zero, then a switching graph
is generated by reversing the direction of all the
arcs that are incident to c
i
. The generated switch-
ing graph corresponds to a feasible layer assignm-
net of the original constrained via minimization
problem, but the number of the vias introduced
in this layer assignment is W (c
i
) less than that of
the previous layer assignment. This procedure is
called \selecting-and-switching". The procedure
\selecting-and-switching" is repeated until W (c
i
)
is less than zero. In this manner, a satisfactory
layer assignment can be obtained.
Like other hill-climbing algorithms, however,
this algorithm cannot guarantee to nd an op-
timal solution as the procedure could terminate
at a local minimum in contrast to a global min-
imum. Thus, in order to increase the possibility
of nding the optimal solution, some strategies to
escape from a local minimum is adopted. One
of the strategies is that we allow the cluster ver-
tex whose W (c
i
) is zero to be selected during the
course of \selecting-and switching". Although it
will not reduce the number of vias immediately, it
will benet to escape from a local minimum. An-
other strategy to escape from a local minimum is
called \mutation". The mutation is to randomly
select several cluster vertice to switch. It could
lead to increase the number of vias temporally,
but it contributes to nd a global minimum. Ex-
perimental results have shown that these strate-
gies are eective to escape from local minimum
and therefore achieve an optimal solution. The
algorithm is described as follows:
1. Select a cluster vertex such that its W (c
i
) is
maximum;
2. If W (c
i
) is not negative, then reverse the di-
rection of the arcs that are incident to c
i
and
go to 1; otherwise,
3. If the result is satisfactory, then exit; other-
wise,
4. Randomly select several cluster vertice and
reverse the direction of the arcs being incident
to these cluster vertice; then, go to 1.
5. Practical Considerations
Due to the fabrication technology, or perfor-
mance considerations, some practical constraints
Table 1. Experimental Results
# of vias # of vias The rate of CPU Optimality
Examples # of nets before optimization after optimization reduction (%) (seconds) (yes/no)
Ex. 16(a) in [9] 10 24 4 83.33 0.03 yes
Ex. 17(a) in [9] 18 14 6 57.14 0.01 yes
Ex. 2 in [8] 7 3 1 66.67 0.01 yes
should be taken into account within the con-
strained via minimization. The constraints are
dierent from a routing environment to another
subject to fabrication technology, design require-
ments and performance considerations. The pro-
posed algorithm can be easily adjusted to meet
dierent practical constraints. Here are some ex-
amples:
5.1. The layer assignment of terminals
Generally speaking, the terminals of a routing
should be arranged on a particular layer in practi-
cal routing. Sometimes, some of the terminals are
forced to be arranged on a layer whereas the rest
on the other layer. Our algorithm can deal with
the situation in the following way: Firstly, for each
terminal we check if it is assigned on the expected
layer. If not, we ip over the layer assignment of
the cluster to which the terminal belongs so that
the terminal is assigned to the right layer. Then,
we mark all the clusters that contain the termi-
nals and never select those marked cluster vertice
to switch. In this way, the terminals can be ar-
ranged on the expected layers.
5.2. The layer assignment of special nets
In practical routing, some special nets are re-
quired to be assigned onto a particular layer. For
example, power lines should always be assigned to
metal layer. In line with the technique used for
handling terminals' layer assignment problem, we
nd all the clusters associated to the special nets
and adjust the layer assignment of those clusters
so that the special nets are assigned on the as-
signed layer. We mark all the clusters that con-
tain the net segments of the special nets and never
select those marked clusters to switch.
6. Experimental Results
The proposed algorithm has been imple-
mented in C++ language on a SunSPARC 20
workstation, and it has been evaluated on some
examples. For all the tested examples, optimal
layer assignments were obtained. Table 1 shows
its performance on the examples. Figure 1(d) is
the optimized layer assignment of the initial rout-
ing shown in Figure 1(a) obtained by using this
proposed approach.
In order to test the eciency of the proposed
algorithm, we further developed a program that
can generate randomly an initial routing. And
then, we used the implemented program to mini-
mize the number of vias in the initial routing. In
this way, we generated and tested six thousands of
initial routings. The average sizes of clusters and
via candidates were 621 and 428, respectively, and
the percentage of via elimination was up to 68%
in average.
7. Conclusions
In this paper, we proposed a new approach
to the constrained via minimization problem for
two-layer routing. This proposed approach can
handle both grid-based and gridless routing prob-
lems, and allows arbitrary wire segments split at
a via candidate. In fact, it can even be used for
the routings in which there exist irrational situa-
tions that might be raised by designers' interfer-
ence. Therefore, it is practical. In addition, it is
easy to be adjusted to meet various restrictions as
we have discussed earlier in this paper. The ex-
perimental results have shown that it is eective
and ecient.
However, like other constrained via minimiza-
tion approaches, this approach is not able to elim-
inate the vias introduced at intrinsic via candi-
dates.
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